



GP 2184
#2
BT
10-18-02

| | |
|---|-----------------------------|
| CERTIFICATE OF MAILING 37 C.F.R. § 1.8 | |
| I hereby certify that this correspondence is being deposited with the U.S. Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on the date below: | |
| 10/04/02 Date | Kathryn Klauer Signature |

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:
Dale E. Gulick

Serial No.: 10/067,175


Filed: February 4, 2002

For: HARDWARE INTERLOCK
MECHANISM USING A WATCHDOG
TIMER

Group Art Unit: 2184

Examiner: Unknown

Atty. Dkt. No.: 2000.051800/TT4032



INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

RECEIVED
OCT 15 2002
Technology Center 2100

In compliance with the duty of disclosure under 37 C.F.R. § 1.56, it is respectfully requested that this Information Disclosure Statement be entered and the documents listed on attached Form PTO-1449 be considered by the Examiner and made of record.

In accordance with 37 C.F.R §§ 1.97(g),(h), this Information Disclosure Statement is not to be construed as a representation that a search has been made, and is not to be construed to be an admission that the information cited is, or is considered to be, material to patentability as defined in 37 C.F.R. § 1.56(b).

The present Information Disclosure Statement is being filed prior to the receipt of a first Official Action reflecting an examination on the merits, and hence is believed to be timely filed in accordance with 37 C.F.R. § 1.97(b). No fees are believed to be due in connection with the filing of this Information Disclosure Statement, however, should any fees under 37 C.F.R. §§ 1.16 to 1.21 be deemed necessary for any reason relating to these materials, the Assistant Commissioner is hereby authorized to deduct said fees from Williams, Morgan & Amerson, P.C., Deposit Account No. 50-0786/2000.051800/TT4032.

This application is a continuation-in-part application of Serial No. 10/005,648 filed on December 3, 2001 and is relied upon for an earlier filing date under 35 U.S.C. § 120. In accordance with Rule 37 C.F.R. § 1.98(d) copies of the listed documents are not enclosed as they have been previously cited by or submitted to the Patent and Trademark Office in prior application Serial No. 10/005,648.

Applicant respectfully requests that the listed documents be made of record in the present case.

Applicants additional request that the following co-pending patent applications also be considered in the present case:

| WMA NOS. | SERIAL NOS. |
|-----------------|--------------------|
| 2000.038300 | 09/852,372 |
| 2000.038400 | 09/852,942 |
| 2000.038600 | 09/853,446 |
| 2000.038700 | 09/853,447 |
| 2000.038800 | 09/870,889 |
| 2000.038900 | 09/853,225 |
| 2000.039000 | 09/871,084 |
| 2000.039100 | 09/871,511 |
| 2000.039200 | 09/544,858 |
| 2000.039300 | 09/853,226 |
| 2000.039400 | 09/854,040 |
| 2000.039500 | 09/853,465 |

Form PTO-1449 (modified)

Atty. Docket No.
2000.051800/TT4032Serial No.
10/067,175

List of Patents and Publications for Applicant's

Applicant
DALE E. GULICK

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Filing Date:
Feb. 4, 2002Group:
2184U.S. Patent Documents
*See Page 1*Foreign Patent Documents
*See Page 1*Other Art
See Page 1

U.S. Patent Documents

| Exam. Init. | Ref. Des. | Document Number | Date | Name | Class | Sub Class | Filing Date of App. |
|-------------|-----------|-----------------|------|------|-------|-----------|---------------------|
| | A1 | | | | | | |
| | A2 | | | | | | |
| | A3 | | | | | | |
| | A4 | | | | | | |
| | A5 | | | | | | |

RECEIVED
OCT 15 2002
Technology Center 2100

Foreign Patent Documents

| Exam. Init. | Ref. Des. | Document Number | Date | Country | Class | Sub Class | Translation Yes/No |
|-------------|-----------|-----------------|------|---------|-------|-----------|--------------------|
| | B1 | | | | | | |
| | B2 | | | | | | |
| | B3 | | | | | | |
| | B4 | | | | | | |
| | B5 | | | | | | |

Other Art (Including Author, Title, Date Pertinent Pages, Etc.)

| Exam. Init. | Ref. Des. | Citation |
|-------------|-----------|--|
| | C1 | Intel, "Low Pin Count (LPC) Interface Specification Revision 1.0," pp. 1-31 (09/29/97) |
| | C2 | Standard Microsystems Corporation, "100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Application," Part No. LPC47B37x, pp. 1-254 (06/17/99) |
| | C3 | Intel, "Communication and Networking Riser Specification," Revision 1.0 (02/07/2000) |
| | C4 | FIPS Pub 140-1 Federal Information Processing Standards Publication, "Security Requirements for Cryptographic Modules" (01/11/1994) |
| | C5 | "Handbook of Applied Cryptography" CRC Press 1997 pp. 154 - 157, 160 - 161, 191 - 198, 203 - 212 |


EXAMINER:

DATE CONSIDERED:

EXAMINER: INITIAL IF REFERENCE CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED. INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.

| | |
|-------------|------------|
| 2000.039600 | 09/853,443 |
| 2000.039700 | 09/853,437 |
| 2000.063200 | 09/853,335 |
| 2000.080000 | 09/853,234 |
| 2000.080100 | 09/870,890 |
| 2000.051400 | 10/045,117 |
| 2000.051500 | 10/033,142 |
| 2000.051600 | 10/005,648 |
| 2000.051700 | 10/066,879 |
| 2000.051900 | 10/084,596 |
| 2000.052000 | 10/066,948 |
| 2000.052100 | 10/023,233 |
| 2000.052200 | 10/044,707 |

Respectfully submitted,


 Mark W. Sincell
 Reg. No. 52,226

WILLIAMS, MORGAN & AMERSON
 7676 Hillmont, Suite 250
 Houston, Texas 77040
 (713) 934-4052

Date: October 4, 2002

Form PTO-1449 (modified)

Office of Patents and Publications for Applicant's

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Atty. Docket No.
2000.051800/TT4032Serial No.
10/067,175Applicant
DALE E. GULICKFiling Date:
Feb. 4, 2002Group:
2184

RECEIVED
OCT 15 2002
Technology Center 2100

U.S. Patent Documents
*See Page 1*Foreign Patent Documents
*See Page 1*Other Art
*See Page 1***Other Art (Including Author, Title, Date Pertinent Pages, Etc.)**

| Exam. Init. | Ref. Des. | Citation |
|-------------|-----------|--|
| | C6 | DMTF, "Alert Standard Format (ASF) Specification" DSP0114, Version 1.03, 06/20/2001 |
| | C7 | Intel, "Advanced Configuration and Power Interface Specification," Revision 1.0b, 02/02/1999 |
| | C8 | Intel, "Advanced Configuration and Power Interface Specification," Revision 2.0, 07/27/2000 |
| | C9 | Intel, "Advanced Configuration and Power Interface Specification," Revision 2.0 Errata, Errata Document Rev. 1.5, 04/13/2001 |
| | C10 | Case, Fedor, Schoffstall, Davin, "A Simple Network Management Protocol (SNMP)" May, 1990 |
| | C11 | "Network Device Class Power Management Reference Specification," Version 210, 10/12/2000 pp. 1-9 |
| | C12 | Intel, "IPMI Intelligent Platform Management Interface Specification v 1.0," Document Revision 1.0, 09/16/1998 |
| | C13 | Intel, "IPMI Intelligent Platform Management Interface Specification v 1.5," Document Revision 1.0, 02/21/2001 |
| | C14 | Intel, "IPMI v 1.5 Addenda, Errata, and Clarifications - Intelligent Platform Management Interface Specification v1.5, revision 1.0," Addendum Document Revision 3, 05/16/2001 |
| | C15 | Intel, "IPMI Platform Management FRU Information Storage Definition v1.0," Document Revision 1.0, 09/16/1998 |
| | C16 | Socolofsky et al., "A TCP/IP Tutorial," January 1991 |
| | C17 | Intel, "IMPI Platform Management FRU Information Storage Definition v1.0, Document Revision 1.1, 09/27/1999 |
| | C18 | Intel, "Metolious ACPI/Manageability," Specification v1.0, 04/30/1999 |
| | C19 | Intel, "IPMI Intelligent Platform Event Trap Format Specification v 1.0," Document Revision 1.0, 12/07/1998 |
| | C20 | DMTF, "Common Information Model (CIM) Specification," DSP0004, Version 2.2, 06/14/1999 |
| | C21 | Intel, "SMBus Control Method Interface Specification," Version 1.0, 12/10/1999 |

EXAMINER:**DATE CONSIDERED:**

EXAMINER: INITIAL IF REFERENCE CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED. INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.

Form PTO-1449 (modified)

Atty. Docket No.
2000.051800/TT4032Serial No.
10/067,175

List of Patents and Publications for Applicant's

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Applicant
DALE E. GULICKFiling Date:
Feb. 4, 2002Group:
2184U.S. Patent Documents
*See Page 1*Foreign Patent Documents
*See Page 1*Other Art
*See Page 1***Other Art (Including Author, Title, Date Pertinent Pages, Etc.)**

| Exam. Init. | Ref. Des. | Citation |
|-------------|-----------|--|
| | C22 | Intel, "System Management BIOS Reference Specification," Version 2.3.1, March 1999 |
| | C23 | Intel, "System Management Bus Specification," Revision 1.0, 02/15/1995 |
| | C24 | Intel, "System Management Bus (SMBus) Specification," SBS Implementers Forum, Revision 2.0, 08/03/2000 |
| | C25 | J. Postel, "User Datagram Protocol," ISI 08/28/1980 |
| | C26 | "About the 8051 Microcontroller," pp. 1-16 |
| | C27 | Intel, "8259A Programmable Interrupt Controller (8259A/8259A-2)," December, 1988 |
| | C28 | Intel, "Intel® 840 Chipset Platform Design Guide," October, 1999 |
| | C29 | AMD, "AMD's AlterIT™ Technology for Advanced Systems Management," Publication No. 22297 Rev. A, December, 1998 |
| | C30 | AMD, "AMD-766™ Peripheral Bus Controller Data Sheet," 23167B March, 2001 |

RECEIVED
OCT 15 2002
Technology Center 2100

EXAMINER:**DATE CONSIDERED:**

EXAMINER: INITIAL IF REFERENCE CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED. INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.